Channel 2 configure register 1
RX_EN_CH4 | Set this bit to enable receiver to receive data on CHANNEL%s. |
MEM_WR_RST_CH4 | Set this bit to reset write ram address for CHANNEL%s by accessing receiver. |
APB_MEM_RST_CH4 | Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo. |
MEM_OWNER_CH4 | This register marks the ownership of CHANNEL%s’s ram block.1’h1: Receiver is using the ram. 1’h0: APB bus is using the ram. |
RX_FILTER_EN_CH4 | This is the receive filter’s enable bit for CHANNEL%s. |
RX_FILTER_THRES_CH4 | Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode). |
MEM_RX_WRAP_EN_CH4 | This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size. |
AFIFO_RST_CH4 | Reserved |
CONF_UPDATE_CH4 | synchronization bit for CHANNEL%s |